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ABSTRACT 
Fatigue of solar cell electrical interconnects due to thermal cycling 
has historically been a major failure mechanism in photovoltaic arrays; the 
results of a comprehensive investigation of interconnect fatigue that has led 
to the definition of useful reliability-design and life-prediction algorithms 
are presented. Experimental data gathered in this study indicate that the 
classical strain-cycle (fatigue) curve for the interconnect material is a good 
model of mean interconnect fatigue performance, but it fails to account for 
the broad statistical scatter, which is critical to reliability prediction. 
To fill this shortcoming the classical fatigue curve is combined with experi- 
mental cumulative interconnect failure rate data to yield statistical fatigue 
curyres (having failure probability as a parameter) which e~able (1) the 
preciction of cumulative interconnect fallures during the design life of an 
arriq field, and ( 2 )  the unambiguous--i.e., quantitative--interpretation of 
data from field-service qualification (accelerated thermal cycling) tests. 
Optimal interconnect cost-reliability design algorithms are derived 
based on minimizing the cost of energy over the design life of thc array 
field. This procedure yields not only the minimum break-even cost of 
delivered energy, but also the required degree of interconnect redundancy and 
an estimate of array power degradation during the design life of the array 
field. The usefulness of the design algorithms is demonstrated with realistic 
examples of design optimization, prediction, and service qualification testing. 
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S E C T I O N  I 
INTRODUCTION 
Comprehensive investigations of failure modes affecting photovoltaic 
module performance and reliability are a major effort of the Engineering 
Sciences Area of the Jet Propulsion Laboratory's Flat-Plate Solar Array 
Project. The objective of this research is to define means of reducing the 
cost and improving the utility and reliability of photovoltaic modules for the 
broad spectrum of terrestrial applications. It is in this light that this 
report addresses the interconnect failure problem. 
In a photovoltaic module, solar cell interconnects, made of metallLc 
mesh or shaped ribbons, provide electrical continuity between adjacent solar 
cells (common terminology used throughout this report is presented in 
Figures 1 and 2 ) .  
Two performance considerations govern interconnect design. The first is 
that the voltage drop across the interconnect must not exceed a tolerable 
maximum value; this is achieved by sizing the cross-sectional area of the 
interconnect. The second is that interconnects must withstand the mechanical 
CELL @ 
INTERCONNECT / ;UPERSTRATE 
SUBSTRATE 
Figure 1. Photovoltair Array Nomenclature 
1 
+ 
GRANCH CIRCUIT: 
3 PARALLEL STRINGS 3 PARALLEL STRINGS 
2 SERIES BLOCKS 6 SERIES BLOCKS 
2 CELLS PER SUBSTRING 2 CELLS PER SUBSTRING 
2 DIODES PER MODULE 1 DIODE PER SERIES BLOCK 
Figure 2. Series-Parallel Nomenclature 
stresses of module assembly and qualification testing and of site-specific 
wind loads, and the thermally induced strains resulting from cyclic 
temperature changes. The latter problem--the design of interconnects to 
withstaqd thermally induced diurnal strain cycles for the intended life of the 
array of which they are a part--is the fundamc3tal engineering design problem 
treated in this report. 
Diurnal thermal cycles cause the distance between adjacent cells to 
increase and decrease, straining the interconnect(s) joining them. After a 
number of such cycles, depending upon the strain levels induced in each 
interconnect, microcracks develop and eventually propagate across the width of 
the interconnect until separation (bpen circuit) occurs. Thus the u.~derlying 
failure mechanism is mechanical fatigue. 
Metalllirgists characterize fatigue by means of empirical strain-cycle 
(fatigue) curves that define the mean number of cycles to failure versus the 
strain level in the subject material. However, the life of any individual 
interconnect is governed by its particular flaw strength, as determined by 
such considerations as metallurgical defects and manufacturing variations in 
shaping and attachment. The result is that each inierconnect fails randomly, 
yet the fraction of equally strained interconnects that fail in an arbitrarily 
chosen time interval is statistically predictable. 
When every interconnect connecting an adjacent cell pair has failed, the 
substring containing that cell pair can no longer deliver its energy to the 
load; thus, the result of intersonnect failures is degradation of array power 
output. The use of redundancy in the deployment of interconnects can decrease 
the rate of degradation and, in fact, a sufficiently high degree of redundancy 
can reduce the degradation to negligible levels. Excessive interconnect 
redundancy, however, is costly. Economic considerations dictate a tradeoff 
between the degree of redundancy (cost) and the rate of power reduction 
(performance). This tradeoff is achieved by minimizing the cost of energy 
generated over the life of the array. 
Module-interconnect reliability design and life-prediction procedures 
are presented herein that enable the module manufacturer to: 
(1) Calculate interconnect strain levels for a particular module- 
interconnect design configuration. 
( 2 )  Predict the cumulative interconnect failure fraction at the end of 
array life, assuming interconnect fatigue to be the only active 
failure mechanism. 
( 3 )  Estimate array power degradation. 
( 4 )  Determine the degree or interconnect redundancy necessary to 
achieve minimum life-cycle cos: of energy over the intended life 
of the array. 
( 5 )  Establish the maximum allowable fraction of interconnect failures, 
and hence a non-arbitrary pass-fail threshold, in an accelerated 
thermal cycling test. 
Realistic examples of design, prediction, and service qualification 
testing are presented to demonstrate the use of the developed algorithms and 
service qualification criteria. 
PRECEDING PAGE BLANK NOT FILMED 
SECTION I1 
MODULE-INTERCONNECT DESIGN PROCEDURE 
Interconnect analysis and design for photovoltaic arrays, particularly 
for space applications, are well documented (Reference 1). It is known that 
sood interconnect design practice requires: 
( 1 )  Minimizing the thickness-. 
(2) ~aximizing the expansion loop height. 
( 3 )  Maximizing the length, i.e., the distance between 
interconnect-to-cell attachment points. 
( 4 )  Avoiding solder and/or adhesive overflow or:.(> the interconnect, 
which effectively shortens its active length, thereby overstraining 
the interc. qnect material. 
Each of these techniques reduces the effective strain range (i.e., the 
maximum peak-to-peak strain in the interconnect material, hereinafter called 
the strain), thereby prolonging interconnect life. 
An effective process of module-interconnect design involves comparing 
the predicted end-of-design-life cu- .llative interconnect failure probability, 
calculated for a definite module-interconnect design and site-specific 
temperature and insolation history, with a table oi maximum allowable 
interconnect failure probabilities determined from considerations of 
end-of-life array power reduction and circuit and interconnect redunddncy, for 
whic.;~ minimum life-cycle energy costs have been determined. In addition to 
~inirum cost, this comparison yields the required interconnect redundancy and 
provides an estimate of the end-of-life array power reduction. "he overall 
design schematic is presented as a flow chart in Figure 3. 
In the following three sections of this report the analytical procedures 
represented by the rectangles in Figure 3 will be presented in detail and 
demonstrated by examples. 
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SECTION 111 
INTERCONNECT FAILURE PRED iCTION 
This section demonstrates how to determine cumulative interconnect 
failure probability at end of life starting with a specific 
module-interconnect design concept and deployment site temperature history. 
The procedure is outlined in the block diagram shovn in Figure 4. Steps 
include computing interconnect displacement, computing interconnect material 
strain, and computing interconnect failure probability. An example problem is 
presented at the end of this section. 
A .  COMPUTING INTERCONNECT DISPLACEMENT 
The first step is to determine the effective thermally induced change 8 
in the distance g between points where the interconnect is attached to 
adjacent cells (Figure 5 ) .  This effective thermal displacement 8 is 
determined from module design, geometry, and material properties, and 
site-dependent average diurnal temperature variations. 
The total diurnal temperature change may be taken as 
where 
 AT^ = difference between daily high and low ambient temperatures 
= module operating temperature above ambient (about 30% for 
most module designs at 100 mw/cm2 irradiation) 
INTERCO"..NECT 
DISPLACEMENT 
MATERIAL 
GEOMETRIC 
CELL DIURNAL OR RELATED NOMOGRAPHS 
TEMPERATURE RANGE AND CHARTS. FIGURES 6a-e 
YEARLY AVERAGE MPUTER CODE 
  
4 
CELL OPERATING t 
TEMPERATURE 
ABOVE AMBIENT EQUATION ( 1 )  
CALCULATED 
INT ERCONNECT 
STRAIN RANGE 
YEARLY AVERAGE 
SITE DIURNAI. 
TEMPERATURE RANGE 
CUMULATIVE FAILURE 
PROBABILITY 
I I 
Figure 4. Interconnect Failure Prediction Algorithm 
ATTACHMENT 
8 
Figure 5. Module-Interconnect Geometry 
The effective change in the distance between attachment poi.~ts, i.e., 
the effective interconnect displacement, is given by 
where 
6 = effective change in the distance between attachment points 
C = center-to-center distance between cells 
D = solar cell diameter 
g = distance between attachment points of the interconnects 
as = thermal expansion coefficient of :he substrate or superstrate 
QC = thermal expansion coefficient of the solar cells 
QI = thermal expansion coefficient of the interconnect material 
AT = diurnal temperature variation 
B . COMPUTING INTERCONNECT MATERIAL STRAIN 
Having determined the interconnect displacement 8 from temperature 
variations, the next step is to calculate the total strain range A€ induced in 
the interconnect material by the displacement 8. For complex interconnect 
configurations this step requires computer assistance using finite eIement 
modeling techniques of structural analysis. To circumvent the time and cost 
inherent in computer use, nomographs have been developed in this study to 
permit rapid graphical determination of strain levels in some important 
geometric configurations; these are presented in Figures 6a through 6e. 
The nomographs were developed by transcribing non-dimensionalized finite 
element computer modeling results to graph paper. The T-interconnect 
nomograph (Figure 6a) was generated from 288 independent point designs 
(different numerical assignments to the geometric variables); the 
G-interconnect nomograph (~igure 6b) from 144 point designs, and the 
Z-interconnect nomograph (Figure 6c) and the SC-interconnect nomograph 
(Figure 6d) from 48 point designs each. 
In each case the maximum strain in the interconnect can be expressed as 
where 
A€ = maximum strain in the interconnect 
t = thickness of interconnect 
h = height of interconnect from lowest point of attachment to top of 
loop, measured perpendicular to the plane of the module 
k = height of interconnect from highest point of attachment to top of 
loop, measured perpendicular to the plane of the module 
6 = effective change in attachment-point-to-attachment-point dimension 
g = attachment-point-to-attachment-point dimension 
F,f = shape factors computed using the nomograph, Figures 6a through 6e 
Use of the 2-interconnect and SC-interconnect nomographs is 
straightforward. For these configurations, f = 1 and F is determined in the 
usual fashion by entering the nomograph with the appropriate abscissa1 value, 
proceeding to the appropriate curve, and then reading the F-value on the 
ordinate. 
Use of the T-interconnec t and G-interconnec t nomographs , being somewhat 
involved, is best demonstrated by example. Consider a T-interconnect with 
t = 0.051 nun, h = 1.016 nun, k = 0.254 mm, g = 1.905 nun, and 6 =  0.046 mm. 
Then h/g = 0.533, t/h = 0.050, k/h = 0.250, and 8/g = 0.024. Referring to 
Figure be--a worksheet reproduction of Figure 6a--proceed in the following 
steps: 
Step 1. Enter the F-chart on the abscissa at h/g = 0.533 and extend 
a vertical line to a point on the curve labeled t/h = 0.050 
(visual interpolation may be required). 
Step 2. Extend a horizontal line from this point to the ordinate; 
read the value, F = 5.45. 
Step 3. Extend the original vertical line (h/g = 0.533) up to and 
through the f -char t above the nomograph. 
PR?ts: 1 .  g is the Horizontal Distance Between lntetconnect 
Attachment Points. 
2. Maximum Strain kbovs B m k  in C u m  O ~ c u n  at 
Point A, Below Break in Curves at Point 5. 
Figure 6a. T-Interconnect Nomograph 
QRIGINAI. ?An€ ES 
OF POOR QUALrrV 
f 
o 0 1  o *  o s  o r  i 
klh 
Notes: 1 .  g is the Hwizontaf Distance Retween Interconnect 
Attachment Points 
2. Maximum Strain Above Break in Curves Occurs at 
Point 8. leelow Break in Curves st Point k 
Figure 6b. G-Interconnect Nomograph 
OFilGlNAL PAGE IS 
OF POOR Q!IALrn 
Notes: 1. g is the Horizontal Distance Between Interconnect 
Attachment Points. 
2. Maximum Strain Above Break in Ct les Occurs 
Between Points B, Below Break in Curves Between 
Points A and 8. 
Figure 6c. 2-Interconnect Nornograph 
mGp?f i r  vm*-  
. "3 QE b u d  QUALIW 1 
10. 
1 .o 
0.1 
0.01 
3.01 0.1 1.0 10. 100. 
hlg 
Note: g is the Horizontal Distance Between Interconnect 
Attachment Points 
Figure 66.  SC-Interconnect Nowgraph 
DAIGFNAL PAGE 15 
OF POOR QUALI'SY 
klh klh 
Mots: 7 .  g is the Horizontel Distance Between Interconnect 
Attachment Points. 
2. Maximum Strain Above Break En Curves Occurs at 
Point A, Bebw Break in Curves st Point B, 
klh klh 
Figure 6e. T- Interconnect Nomograph: Example of Use 
Step 4. Enter the two f-charts labeled h/g = 0.10 and h/g = 1.00 
(0.10 < 0.533 < 1.00) at their abscissa1 values k/h = 0.250; 
proceed to the appropriately labeled curves (t/h = 0.050) 
and mark the £-values on the ordinates (points C and Dl. 
Step 5 .  Connect points C and D with a straight-line segment. This 
segment will intersect the vertical line from the F-chart at 
point E. 
Step 6. Read the ordinate value of point E, in this case f = 0.72. 
Step 7. Compute the strain range A€ using Equation 3: 
C. COMPUTING INTERCONNECT FAILURE PROSAQTLITY 
Having determined maximum interconnect strain from displacement 8 , the 
final step is to calculate the expected life Y of the interconnect and/or the 
predicted fraction p~ of interconnects (the interconnect failure probability) 
that will fail in a specified number of cycles. This is achieved through the 
use of statistical fatigue curves, a set of standard strain-cycle curves 
parameterized by the interconnect cumulative failure probability. Statistical 
fatigue curves have been generated by combining experimental cumulative 
interconnect failure rate data with the interconnect material empirical 
fatigue curve. 
The interconnect material fatigue curve provides the basis for 
computing interconnect life. This curve is given by an empirical formula 
suggested by Manson (Reference 21, who demonstrated its universality in 
describing the fatigue behavior of 29 different metals and alloys: 
where 
= total interconnect strain range (elastic plus plastic) 
uu = ultimate tensile strengch of material 
E = Young's modulus 
RA = reduction in area (from tensile test) 
N = number of cycles to failure 
For OFHC 114-hard copper, the interconnect material studied in this 
investigation, property values used (Reference 3 )  are 
crL = 0.262 GPa 
E = 117.2 GPa 
RA = 0.70 
giving 
This curve is plotted in (A)  of Figure 7 .  
Various experimental data are also plotted in Figure 7. Several modules 
of diverse design were thermal-cycle tested to as much as 575 cycles (see 
Section VI). At the end of the test, broken interconnects were counted, their 
shapes were measured, and the strains in them were calculated using the 
nomographs. 
These data are plotted in (B) of Figure 7 as a cloud of points between 
N = 47 cycles and N = 575 cycles. Their distribution about the fatigue curve 
is evidence supporting the argument that the empirical fatigue curve adequately 
represents interconnect fatigue behavior. 
The shaded points (C) in Figure 7 represent conventional mechanical 
fatigue data for OFHC copper in widely varying metallurgical conditions 
(Reference 4 ) .  Manson's curve also agrees well with these data. 
To achieve further understanding of interconnect fatigue statistics, a 
large number of interconnects were fabricated and tested to failure in this 
study. Test specimens are 0.05llrm-thick OFHC 114-hard copper interconnects 
shaped by precisely machined dies to the configurations shown in Figure 8. In 
each test 30 specimens of the same configuration are carefully mounted to the 
test fixture shown in Figure 9. This device consists of two horizontal plates 
vertically offset 0.254 mn to simulate the thickness of a typical solar cell 
and horizontally separated by a nominal 1.905-mn gap to simulate a typical 
cell-to-cell gap in a module. One plate is then made to move horizontally 
back and forth relative to the other at a constant (but adjustable) cycle rate 
and amplitude, the effect being achieved through a motor-driven cam-follower 
and spring loading of the plates. The interconnects are series-wired such 
that when a break occurs the cycling ceases. The number of cycles to failure 
is read from a counter, a long thin wire is used to jump the terminals of the 
failed interconnect, and testing continues until the next failure or the end 
of the test. 
The raw data obtained from this testing procedure are presented in 
Figure 10 as a plot of cumulative interconnect failure probability vs the 
number of cycles to failure. The data curves are labeled with the number of 
interconnects of the particular configuration tested and with the strain range 
A~calculated using a finite-element program or the nomographs developed in 
this study (Figures 6a through 6e). Each unshaded data point (Dl in Figure 7 
is obtained from a single one of the test curves in Figure 10, giving a plot 
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Figure 9 .  Interconnect Strain-Cycle (Fatigue) Apparatus 
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Figure 10. Experimental Failure Probability vs Number of Cycles to 
Failure for 0.051-mm-Thick OFHC Interconnect Configurations 
of strain range A€ vs the number of cycles at which the cumulative interconnect 
fa~lure probability is 0.50. Manson's curve can thus be regarded as a 50% 
failure-probability curve. For periods of present interest to module designers 
( 5  to 30 years), the curve underestimates experimentally observed interconnect 
longevity; this conservatism makes the curve useful as a predictive and design 
tool. 
2. Statistical Fatigue Curves 
Manson's empirical fatigue curve relates interconnect strain level 
to the number of cycles at which the cumulative interconnect failure fraction 
is 0.50. For interconnect and array field life prediction, it is of greater 
value to have a set of curves relating strain level to cycles-to-failure for a 
wide range of cumulative interconnect failure frartions. Such a set of curves 
can be obtained by combining failure rate data from the mechanical simulation 
tests with the empirical fatigue curve. 
This is achieved by first superposing all of the Figure 10 data curves 
at the p~ = 0.50 point, Figure 11, and observing that all curves hove approx- 
imately the same slope (failure rate) in the region of high cumulative failure 
probability, 0.2 5 p1 5 1.0, and thst the curves for some interconnect con- 
figurations exhibit long tails in the region of low cumulative failure prob- 
ability, 0.0 5 p1 1 0.2. Then fitting the failure data from each region to 
a two-parameter Weibull cumulative failure distribution function, Figure 12, 
yields 
NORMALIZED CYCLES N~ 
50 
Figure 11. Superposition of Test Data Curves for Failure-Rate Determination 
Figure 12. Weibull Analysis of Interconnect Failure Data 
and 
N = 1.224 (In +0*537 
0.2 < PI < 1.0 
50 
In these equations 
pI = cumulative iriterconnect failure probability 
N~ 
= number of cycles to achi~ve a cumulative failure probability p 
N ~ . ~ ~  = n'uber of cycler to achieve a cmlative failure probability 
of 0.50 
Subrtituting these equations into the l4anron forulr, Equation (5) gives, 
for 0.0 I p1 5 0.2, 
and, for 0.2 5 pI L 1.0, 
These last equations are used to generate the statistical fatigue curves 
of Figures 13 and 14, which relate the variables strain range, life, and 
CYCLES N 
Figure 13. Statistical Fatigue Curve for OFHC Copper Interconnects With 
Failure Probability as Parameter 
lNTERCONNECT FAlSURE PROBABILITY pl 
Figure 14. Interconnect Strain Range AE vs Interconnect Failure 
Probability p1 With Array L i f e  (years) as Paraaetet 
Failure probability. I t  is assumed that early interconnect failures can be 
attributed t o  lorstrength flaws, and later failures t o  high-strength flaws; 
t h i s  provides the rationale for the designation of the tvo failure ranges i n  
Figure 11. 
Figure 24 can nar be used to complete the interconnect failure prediction 
ealculat ion, ~ a v i n g  previously computed the interconnect s t  rain range A€, one 
er,ters the graph in Figure I4 with th is  strain value as ordinate. The appro- 
priate end-of-life curve is then used t o  determine the abscissa1 value p~ of 
interconnect failure probability. 
Consider as an example a module having the faLloving design properties: 
The module is to b- deployed at a site near New River, Arizona, for 
which the temperature data given in Table 1 1s avaiiable. It is also assmed 
that the operating temperature of this module above ambient temperature 
depends upon insolation as depicted in Figure 15. At an assumed level of i insolation of 100 mW/cm , the module operating temperature above ambient is 
AT,,, z32OC. From Table 1 the yearly average d:v~rnal temperature swing is 
 AT^ = 14%. Using these values in Equation (1) gives AT = 46OC. Now 
Equation (2) yields 8 = 0.0046 cm. 
The module is now assumed to have T-interconnects (Figure 6a) with 
h = 1.016 nm and k = 0.254 mm. The strain for this interconnect was calculate? 
in Section 111 B; it is A € =  0.0047. Now, using Figure 14, the cumulative 
interconnect failure probability at 20 years is p~ = 0.13, i.e., 13% of the 
interconnects in this module are expected to fail within 20 years. If the 
array field at the New River site were composed only of modules of this type, 
then 13% of the interconnects in the entire array would be expected to fail 
within 20 years. 
Consider as a second example a module-interconnect design more repre- 
sentative of present module construction: a glass-superstrate module with 
2-interconnects. The design parameters are: QS = 9.2 ~m/cm/~C (glass), 
C = 10.16 cm, D = 9.96 cm, g = 2.54 cm, t = 0.051 nm, and h = 0.305 ma. 
Table 1. 1979 Hor~thly Average High and Low Temperatures for New River, 
Arizona (Provided by DSET, Inc.) 
Temperature, G~ 
Month Avg. High Avg. LOW  AT^ 
January 
February 
March 
Apr i 1 
May 
June 
July 
August 
September 
October 
November 
December 
Average  AT^ = 
jOLAR INSOLATION. mW cm2 
Figure 15. Module Operating Temperature Above Ambient vs Insolation for a 
Typical Module at JPL's Pasadena Test Site 
Compared with the module of the first example, the structural element of this 
module has a lower coefficient of thermal expansion and the distance between 
interconnect-to-cell attachment points is considerably larger. The intercon- 
nects in this module are expected to experience lower strain levels and hence 
exhibit longer life. Calculations verify these expectations. Equation (2) 
with AT = 4 6 O ~  gives 8 = 0.0027 cm and the 2-interconnect nomograph gives 
F = 4.0. It follows from Equation ( 3 )  that A€ = 0.0007. The life-prediction 
curves (~igures 13 and 14) predict virtually no failures during a 20-year life. 
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SECTION IV 
ARRAY DEGRADATION ANALYSIS 
The module-interconnect design procedure presented in Figure 3 enables 
the designer of photovoltaic modules to determine the degree of interconnect 
redundancy required to achieve minimum cost and acceptable end-of-design- 
life array power reductions. The interconnect failure prediction algorithm 
outlined in Figure 4, and presented in detail in the previous section, 
provides a means of predicting the fraction of failed interconnects at 
end-of-life for a particular module-interconnect design. 
In this sectiol a companion algorithm, outlined in Figure 16, is used to 
generate the interconnect failure fraction pI associated with a specified 
end-of-life array power-loss fraction fy and degree of interconnect 
redundancy r. The designer can compare his predicted failure fractions with a 
table of failure probabilities generated from considerations of array power 
degradation to determine the degree of interconnect redundancy that will 
result in acceptable array power reductions. 
The dependence of array power degradation on circuit redundancy 
(series-paralleling) has been illuminated by Ross (Reference 5 ) .  Figure 17 
illustrates this dependency for a limited range of array series-parallel-diode 
configurations. A voluminaus parametric analysis (References 6 and 7 )  has 
yielded many such curves, which (with additional array circuit design 
considerations ) are collected in Reference 8. 
The substring and interconnect failure probabilities are numerically 
related as follows: 
1:". 
CONFIGURATION 1 REQUIRED 1 
SU~STRING (-y (REFERENCE 8) FAIL" PROBABILITY I 
ARRAY POWER 
DESIGN LIFE 
NUMBER OF I P A R Z E C  EQUATION ( I 1)  FAILURE INTERCONNECT PROBABILITY GROUPS PER P I I SUBSTRING I 1 . c  I 
I n I 
INTERCONNECT INTERCONNECT 
REDUNDANCY EOUATION (1  OI PROBABlLlT Y 
Figure 16. Array Degradation Analysis Algorithm 
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Figure 1 7 .  Array Power Loss 
and 
where 
FSS = substring failure probability 
n = w d e r  of parallel intetconnece groups per  
substring (see Figure 18) 
p, = c e l l  failure probability 
r = degree of interconnect redundancy 
* interconnect failure probability 
The array power-loss fraction (the Fraction of initial power output no 
longer deliverable to an external load) is assumed to result from substring 
failures c a o s ~ d  by interconnect failures only, 
FSS = SUBSTRING FAILURE PROBABILITY 
p, = CELL FAILURE PROBABILITY 
n = NUMBER OF PARALLEL INTERCONNECT GROUPS PER 
SUBSTRING 
T' PARALLEL INTERCONNECT GROUPS 
EXAMPLE: 4 CELLS, EXAMPLE: 4 CELLS, 
r = 2  r = 2  
n = 6  n = 5  
Figure 18. Relation Between Substring and Cell Fail*~re Probabilities 
A. ANEXAMPLE 
To demonstrate the use of the array degradation algorithm, consider the 
example array design presented in Table 2. This table defines the detailed 
series-parallel circuit arrangement of a possible array using the nomenclature 
presented earlier in Figure 2. 
The array degradation will be determined for a 20-year cumulative inter- 
connect failure fraction p1 = 0.150 and an interconnect redundancy r = 3. 
Using these figures in Equation (10) gives a cumulative cell failure 
probability pc = 0.0034. Then Equation (11) with n = 12 (see Figure 18) 
gives a substring failure probability FSS = 0.0398. Entering Figure 17 with 
this value as abscissa and using the curve corresponding to 57 series blocks 
per branch circuit (interpolation required), it is determined that the array 
power loss fraction at 20 years is fy = 0.054 (power down 5.4%). 
In this fashion an entire table (Table 3 )  of power reductions associated 
with specific failure probabilities and interconnect redundancies has been 
generated. The strain values listed in Table 3 were determined from the 
probabilities using the 20-year curve of Figure 14. 
Table 2. Example Design Parameters 
Array configuration: 
(1) OFHC copper interconnects 
( 2 )  8 parallel by 11 series cells per series block 
(3) 57 series blocks per branch circuit 
(4) One serizs block per diode 
(5) Varray = 250 volts 
Design objectives: 
(1) 20-year array power reduction 
(2) Interconnect failure probability 
(3) Minimum life-cycle energy cost 
(4) Required interconnect redundancy 
Table 3 suggests two generalizations: 
(1) Adding interconnects, i.e., increasing redundancy, dramatically 
reduces the array power loss rate over the 20-year array life. 
( 2 )  Allowing a higher maximum strain results in considerably larger 
power loss rates. 
These observations are not surprising, but the high sensitivity of array 
power-loss to variations in strain is. 
Table 3. Array Power Reduction at 20 years 
20-Year Maximum Array Power Reduction at 20 years 
Interconnect Allowable f~ 
Failure Strain 
Probabiiity 
SECTION V 
LIFE-CYCLE ENERGY COST ANALYSIS 
As was indicated in the previous section, the end result of interconnect 
failures is degradation of array power output. It was also shown that design 
techniques such as redundant interconnects can decrease the rate of 
degradation to negligible levels. Excessive interconnect redundancy, however, 
is costly. Economic considerations dictate a tradeoff between the degree of 
redundancy (cost) and the rate of power reduction (performance). This 
tradeoff is described in this section; it is achieved by minimizing the cost 
of energy generated over the life of the array. 
Following the work of Ross (References 5 and 9 1 ,  the cost of energy over 
the lifetime of the array field is determined by equating the worth of 
delivered energy with the cost of obtaining that energy. Letting R represent 
the (constant) cost of energy, it follows that 
where 
R = constant break-even energy cost, $/kWh 
Co = initial plant cost, $ 
C, = operating cost in year n, $ 
Eo = initial annual energy production, kWh 
En = fraction of initial energy in year n 
k = present value discount rate 
Y = end of array life, years 
Noting that 
where 
I, = annual solar insolation, kwh/rn2lyear 
9 = initial plant efficiency (100 sw/;m2, NOCT) 
A = array area, m 2 
and defining life-cycle energy fraction €LC as 
allows Equation (13) to be written as (5, 9) 
where 
CB = balance of plant costs, $/kW 
CA = initial array costs less redundant interconnects, $/m2 
CI - estimated add-on cost of interconnects per square ueter of module 
area, $/m2 
CM = life-cycle operation and maintenance costs, $/m2 
~ ~ u a t i o n  (15) probides the basis for determining the economic tradeof f s 
among interconnect fatigue life, interconnect redundancy, array degradation, 
and the fabrication costs associated with the various intercoi*nect options. 
A. AN EXAMPLE 
To illustrate the detailed application of Equation (151, consider again 
the example design problem defined in Table 2. The assumed system cost and 
performance parameters that are independent of the interconnect design are 
presented in Table 4. Assumed add-on costs for the intnrconnects alone are 
presented in Table 5 as a function of interconnect redundancy alternatives. 
The objective of the analysis is to determine the appropriate choice of 
interconnect redundancy in light of costs, array degradation, and interconnect 
failure probabilities. 
Appealing to Equation (151, the only undefined parameter is the life- 
cycle energy fraction ELc, which is determined by the expected array 
degradation versus time. Twenty-year array power reductions have already been 
presented in Table 3. For the same strain levels as in Table 3, array power 
fractions have also been calculated for 10, 5 ,  and 2 years. Figure 19 
Table 4. Deslgn Example Coat Parameters 
Balance of plant costs 
Initial array costs less 
redundant interconnects 
Operation and maintenance costs 
Total plant efficiency 
Annual solar insolation 
Table 5. Add-On Costs for Interconnects 
Interconnect Redundancy 
Estimated Costs for 
Interconnects CI, 
$/m2 of Module Surface 
presents an example plot of array degradation versus time for a strain level of 
A€ = 0.0049 and for various intercon~~ect redundancies. With a zero discount 
rate [k = 0 in Equation (1411, the life-cycle e---rgy fraction is the area 
under the curve representing the appropriate degree of interconnect 
redundancy; it is tabulated in I-gure 19. Degradation curves and life-cycle 
energy fraction tabulations have been generated for each of the strain levels 
and associated 20-year cumulative interconnect failure probabilities listed in 
Table 3. The results of these calculations are sumnarized in Table 6. 
Given the life-cycle energy fractions CLC in Table 6, it is now possi- 
ble to use Equation (15) to calculate the life-cycle economics for the various 
cases. The resclts of doing this are displayed in Tahle 7. It is evident from 
Table 7 that life-cycle costs increase with increasing failure probability. 
Minimum costs for a given maximum allowable failure probability are boxed. It 
is noted that cost optimization requires that modr~les be designed for operation 
at low strain levels, although the variation in costs over the two-order-of- 
magnitude range of interconnect failure probabilities is small, It is also 
INTERCONNECT LIFE-CYCLE 
REDUNDANCY ENERGY FRACTION 
r 
€LC 
4.4 
16.5 
19.55 
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19.96 
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a 
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Figure 19. Array Power Output Fraction vs Years of Operaticn at an 
Interconnect Strain Level of A€ = 0.0049 
noted that the various cost minima are relatively flat; e.g., at p1 = 0.05, 
the cost difference is using three, four, or five interconnects is negligible 
 his is surprising, considering the extremely large variation in array power 
reduction for these degrees of redundancy (Table 3). 
For the example module of subsection 111 D., for which p~ " 0.13, the 
degree of interconnect redundancy and associated 20-year array power reduction 
can now be determined for the example array field under consideration. Table 7 
suggests four interconnects per parallel interconnect group, giving a minimum 
cost of delivered energy of $0.0389/kWh. The array power loss fraction at 
20 years (Table 3 )  is a very acceptable 0.0136. 
Table 6. Life-Cycle Energy Fractions 
20-Year 
Cumulative 
Interconnect Maximum 
Failure Allowable Life-Cycle Energy Fraction ELC 
Probability Strain 
Table 7. Life-Cycle Energy Costs 
20-Year 
Cumulative 
Interconnect Maximum 
Failgre Allowable Life-Cycle Energy Cost R, $/kwh 
Probability Strain -, - 
THEWL-CYCLINC TESTING 
As has been dewnstrated, the algoriths developed in this study are 
useful in predicting endwf-life interconnect curulat ive failure fractions for 
*,ariaus module-interconnect design concepts. But when these design concepts 
are translated into hardware, sample modules from a ranufactured lot must 
undergo testing to ascertain whether or not predicted failure fractions are 
indeed physically realistic expectations. 
Thermal-cycling testing of modules is performed to qualify module; for 
field use. To date, however. practical interpretation of rest results has 
been more an art chan a science. But pass-fail judgments based upon 
thermal-cycling test results can be given a quanti~at ive foundztion, for 
corresponding to a m a x i m  permissible field iailure level at end of life, the 
generalized fatigue curves can be used to define a unique %ximum permissible 
test failure level at a specified number of test cycles. 
The thermal-cycling test is an accelerated test. One test profile in 
coron use (Reference 10) is shown in Figure 20; the most recent test specifi- 
cations require N = 200 test cycies. For this test profile,A~~,,~ = 130°c. 
Then for a site for which  AT^^^^^ = 4 6 O ~ ,  it follows from the proportionality 
between the quantities A c a n d A ~  implied by Equations ( 2 )  and (3) that the test 
strain is given bv 
431 
= 
test 
"test  AT^ ield Acfield = 2.83 A€f ield 
The test accelerates the interconnect strain range by a factor of 2.83 and the 
cycle rate by a factor of 4. 
Figure 20. Thermal Cycling Test Conditions 
In order to determine the maximum allowable number of interconnect 
failures in the test, use is made of the statistical fatigue curve, Figure 13, 
reproduced in Figure :!a. An example in Figure 21a shows that qualification 
for 20-year service at a 10% cumulative interconnect field-failure level 
requires that there be less than 4.2% failures at 200 test cycles. This type 
of calcula~ion is continued to generate Fig~re 21b, which gives the maximum 
allowable interconnect test failure level for a specified number of test 
cycles to qualify a module for 20-year service at typical field site for 
which AT = 4C3C. The example in Figure 21b indicates that the test 
failures should not exceed 4.2% st 200 cycles to qualify a module for 20-year 
service at a 10% field-failure level. 
Table 8 presents thermal cycling test data and results from several 
differently designed modules. Pass-fail judgments are based on the criteria 
established in Figure 21b. The field-failure level for which the module is 
being qualified is seen to be an important factor in making pass-fail 
judgments. 
Finally, because the purpose of therual cycling testing is to provide 
type approval of a particular module design, a number of modules from the same 
lot--enough to provide at least 300 interconnects--should be tested in order 
to present a believable statistical picture of interconnect failures for that 
design. 
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Figure 21a. Thermal Cycle Test Design for 20-Year Quatifieation at 
Typical S i t e  CbT = 4b0c) 
TEST CYCLES N 
Figure 21b. Maximum Allowable Interconnect Test Failure Level for a 
Specified Nurber of Test Cycles With Field Failure Level as 
Parameter (Qualification for 20-Year Se~vi ce at AT = 46O~) 
Table 8 .  nodule Qualification: 20-Year Service atAr=4b°C 
Thermal Cycle Test Results 
Qualification for 102 Qualification for 52 
Field Failure Level Field Failure Level 
Type of Number of Observed 
nodu 1 e Therma 1 Intercon- Max. Allw- Max. Allou- 
Cycles nectTest ableTest Judg- ableTest Judg- 
(AT = 130°C) Failure Failure ment Failure ment 
Level, Z Level, 2 Level, X 
Randomly 297 67 5.9 Failed 3.8 Failed 
Oriented 575 69 9.8 Failed 6.3 Failed 
Glass 297 36 5.9  Failed 3.8 Failed 
Fiber 575 69 9.8 Failed 6.3 Failed 
Substrate 297 3 1 5.9 Failed 3.8 Failed 
Superstrate 247 0 5.0 Passed 3.2 Passed 
Superstrate U 6  3 8.0 Passed 5.2 Passed 
Superstrate 397 0 7.3 Passed 4.7 Passed 
Substrate 55 7 6 9.3 Passed 6.2 Uarginal 
547 10 9.3 Failed 6.2  Failed 
Subst rate 49 7 0 8.7 Passed 5.6 Passed 
497 7 8.7 Passed 5.6 Failed 
SECTION VII 
DISCUSSION 
Some caveats and discussion underlying the test and design philosophy, 
and some directions for future research are enuerated below. 
(1) This investigation focused upon the thermally induced mechanical- 
fatigue failure of interconnects. The design and cost optimization 
algorithrs are based on the assumption that array power-loss is 
attributable solely to interconnect failures, to the exclusion of 
such other contributing effects as cell breakage, encapsulation 
discoloration, electrical insulation failure, etc. A logical 
extension of this work is the incorporation of these and other 
factors into the desirn and cost algorithms. 
( 2 )  Although the fatigue curves presented in this report are limited 
to copper interconnects, the procedures deve?oped are completely 
general. Another phase of this research involvss the study of 
aluminum and clad metals. Aluminum exhibits fatigue behavior 
similar to that of copper and is much less expensive. Limited 
weldability and solderability may, however, restrict its use in 
this application. Clad metal interconnects, on the other hand, 
although more expensive to manufacture, exhibit none of the 
fabrication problems associated with aluminum interconnects and in 
addition may offer improved resistance to fatigue failures. 
( 3 )  Care must be exercised in comparing candidate interconnect 
materials to account for differences in electrical performance. 
This is particularly essential when comparing interconnects having 
different lengths, widths, thicknesses or electrical conduc- 
tivities. In addition to affecting the electrical resistance of 
the interconnect, the width of the interconnect may also affect 
the metallization pattern on the cell and thereby the cell 
efficiency. The life-cycle cost analysis (Equation 15) explicitly 
deals with differences in electrical losses via the plant 
efficiency t s r m ~ .  An alternative strategy to avoid calculating 
the detailed electrical losses is to compare alternative 
interconnect designs adjusted to equalize electrical resistances 
and widths. 
(4) The nomographs presented in Figure 6 are completely general and 
have application to structures other than interconnects--e.g., 
arches, walkways, cylindrical ribbing of aircraft fuselages and 
submarine hulls, pipeline expansion loops, etc. 
( 5 )  Elastic behavior on the part of the interconnect has been assumed 
in this study in using the finite element modeling procedure to 
calculate interconnect strains. In reality, however, interconnect 
behavior is largely plastic. Two factors justify using elastic 
analysis to determine strain in interconnects behaving plastically 
in service. The first is cost--the cost of performing plastic 
analysis is prohibitive. The second factor is that elastic 
analysis yields good results (it works), as is evident from the 
data of Figure 7. In that figure, the plotted experimental data 
points for which strain levels have been computed agree well with 
the empirical elastic-plastic fatigue curve of the interconnect 
material. 
( 6 )  The large temperature range of the module thermal cycling test and 
the rapid cycling of interconnects in the mechanical simulation 
tests--both contrary to existing field conditions--may be 
questioned. Most investigators seem to disregard cycle rate and 
moderate temperature extremes as influential factors in the 
mechanical fatigue of metals. The various experimental data 
presented in Figure 7 agree vell with each other despite 
considerable variation in cycle rate. The mechanical simulation 
tests are conducted at 30 cycles per minute, the thermal cycling 
test at 4 cycles per day. The data of Coffin and Tavernelli 
(Reference 4 )  were obtained at 7 to 16 cycles per minute, and 
field cycles are 1 per day. 
The fundamental requirement of an accelerated test is that it not 
introduce degradation modes not active in the intended application. Enhanced 
temperature range (thermal-cycling tests) or lack thereof (mechanical 
simulation test) were not observed to violate this requirement. In fact, many 
degradation modes are suppressed in such tests, e.g., hail impact, wind 
loading, etc., but these modes do not generally contribute substantially to 
interconnect failures. The major interconnect failure mechanism is thermally 
induced strain cycling (Reference 21, i.e., fatigue, and the primary cause of 
premature interconnect failure is faulty module-interconnect design. 
SECTION VIII 
Interconnect fatigue performance has been characterized by the 
interconnect material fatigue curve. Nomographs have been developed to 
facilitate the computation of interconnect strain. Based on the interconnect 
material fatigue curve and experimental failure rate data, array life 
prediction has been demonstrated. A design algorithm has been developed 
enabling the selection of minimum cost redundant interconnect systems. 
Thermal-cycling testing of modules for the purpose of characterizing 
interconnect performance has been given a quantitative foundation--part icularl y 
in regard to acceptance-rejection threshold levels. 
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